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Abstract – We report on the generation of a discrete trap state during negative gate 
bias stress in pentacene single crystal “flip-crystal” field-effect transistors with a SiO2 
gate dielectric. Trap densities of up to 2·1012 cm-2 were created in the experiments. 
Trap formation and trap relaxation are distinctly different above and below ~280 K. In 
devices in which a self-assembled monolayer on top of the SiO2 provides a 
hydrophobic insulator surface we do not observe trap formation. These results 
indicate the microscopic cause of the trap state to be water adsorbed on the SiO2 
surface.  
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 Organic semiconductors are of technological interest for large-area or low-cost 
electronics. Whereas organic thin-film transistors (OTFTs) are used in applications, 
research on single crystals elucidates the intrinsic transport properties and their 
extrinsic limitations. Even though organic semiconductors have been studied for 
decades, relatively little is known about traps in these materials. Bias stress 
measurements can provide insight on charge trapping.1-5 For example, the formation 
of a hydrogen-related metastable hole trap in pentacene under bias stress has been 
reported.6 An important aspect of charge trapping in organic semiconductors is the 
influence of ambient conditions.7,8 Of equal importance in field-effect transistors 
(FETs) is the effect of the gate dielectric which may contain or induce additional 
traps.9  
 We have discovered and studied the formation of a discrete hole trap after 
negative bias stress in pentacene single crystal FETs with a SiO2 gate dielectric. The 
density of traps formed and their relaxation is distinctly different above and below 
~280 K. A comparison to FETs with a hydrophobic dielectric surface indicates the 
microscopic cause of the trap state to be related to molecular layers of water adsorbed 
on the dielectric surface.  
 Pentacene “flip-crystal” field-effect devices were fabricated on oxidized Si 
wafers according to the technique reported on previously.5,10 A schematic top view of 
the device layout is shown in the inset of Fig. 1. The oxidized silicon substrates were 
cleaned in solvents, sulphuric peroxide, and thoroughly rinsed with DI water. This 
procedure renders the SiO2 surface hydrophilic, with a few monolayers of adsorbed 
water ([11] and references therein). For comparison, some substrates were 
subsequently treated with octadecyltrichlorosilane (OTS), which is known to form 
self-assembled monolayers on the dielectric surface rendering it hydrophobic.12 
 2
Guarded measurements were carried out in darkness and in helium atmosphere using 
a HP 4155A Semiconductor Parameter Analyzer with an expander unit (HP 41501A). 
 The normalized I-V characteristics of different pentacene FETs on untreated 
SiO2 after negative bias stress are shown in Fig. 1. The hole mobility of the FETs in 
the linear regime (2-terminal measurement) was in the range of 0.1-0.5 cm2/V·s, and 
as high as 1.5 cm2/V·s in one sample when extracted using the four-terminal 
technique. The step-like features in the I-V curves of the stressed devices result from 
the formation and subsequent filling of a discrete trap state. Out of a dozen samples, 
five showed a pronounced step-like feature like that plotted in Fig. 1 (filled symbols), 
and another five showed a decreased subthreshold slope (open symbols). In two 
samples we did not find indications of trap formation. The formation of the trap state 
we report was not influenced by illumination of the sample with microscope light 
during stress. 
 Trap formation was studied at different temperatures. Fig. 2(a) shows the 
evolution with time of the trap state at 297 K. Initially the trap density increases 
quickly, and saturates after a few hrs. To quantify the induced trap density we define 
two characteristic voltages Vo1 and Vo2 as those values of VGS where ID exceeds 
Io1 = 5·10-7 A and Io2 = 5·10-10 A, respectively (Fig. 2(a)). Io1 and Io2 correspond to 
points of the I-V curve below and above the trap-filling “step”, where we expect the 
quasi-Fermi level (qFL) to lie below and above the discrete trap level. The evolution 
of the discrete trap density is determined from the gate capacitance (1·10-8 F/cm2) and 
the difference between Vo2 - Vo1 after a given stress time and Vo2 - Vo1 before stress. 
This is shown in the inset to Fig. 2(b) for T = 268 K and 297 K. Interestingly, the 
characteristic times for trap formation (≅100 min) are not significantly temperature-
dependent. In particular, these characteristic times are considerably higher than the 
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time required to measure a transfer characteristic (typically ~15 s). After ~5 hrs of 
stress the trap density has nearly reached its saturation value at each temperature. For 
a quantitative analysis we could either take the value at 5 hrs, or, as we did, the 
saturation value derived from an exponential fit to the data.13 The difference is minor 
and does not affect the main conclusion. The saturation density for the different 
temperatures is plotted in Fig. 2(b). Trap formation at 297 K was measured twice 
(before and after the measurements at the other temperatures), and shows good 
reproducibility after tens of hrs of stress. At 310 K, 297 K, and 288 K the trap density 
saturates at ~1.8·1012 cm-2, while it only reaches ~0.4·1012 cm-2 for 279 K and 268 K. 
We find this remarkable given the relatively small change in temperature from 288 K 
to 279 K.  
 To monitor trap relaxation the device reported in Fig. 3 was stressed at 297 K 
for one hour (VGS = -60 V) and then cooled to lower temperature with VGS still 
applied. The time for cooling to 245 K was 60 min and that to 265, 270, 280, and 
284 K was 40 min. As shown in Fig. 3(a) for T = 265 K it was possible to preserve 
the large trap density created at 297 K when cooling to lower temperatures. We 
characterize the relaxation of the discrete trap state using the current levels shown in 
Fig. 3(a). The time evolution of the voltage difference Vo2 - Vo1 as a measure of the 
trap density is plotted in Fig. 3(b) for selected temperatures. The decay dynamics 
show a pronounced temperature-dependence over the relatively narrow temperature 
range between 245 K and 297 K. At T ≤ 270 K the decay can be fitted by the sum of 
two exponentials indicative of two distinct time scales. The “slow” process rapidly 
speeds up with increasing temperature, and for T ≥ 280 K the trap completely relaxes 
in less than 5 min described by a single characteristic time which is close to the short 
timescale for T ≤ 270 K. Interestingly, this temperature range 270 K ≤ T ≤ 280 K is 
 4
similar to the one where we observe a distinct change in trap density for trap 
formation. The fast relaxation of the trap state above 280 K indicates that it is of a 
different origin than the trap observed by Lang et al. for free standing pentacene 
crystals, who report relaxation times of ~1 hr at room temperature in darkness.6  
 To identify the microcopic cause of the discrete trap we have also carried out 
bias stress studies on devices prepared on SiO2 that was rendered hydrophobic by an 
OTS treatment (Fig. 4). No indication of trap generation under negative bias stress 
was observed. In addition, one of the samples fabricated on untreated SiO2 originally 
showed pronounced trap formation, but the step-like feature could no longer be 
created after 2 weeks of storage in helium. However, trap generation could be 
reactivated by placing the sample in room air for ~18 hrs. We therefore conclude that 
the trap state formation is related to molecular layers of water adsorbed on the SiO2 
dielectric surface.  
 Jurchescu et al.8 reported that humid air diffuses into pentacene crystals and 
that the water molecules cause charge trapping. Here, we observe trap formation only 
after negative bias stress. While the exact mechanism of trap formation remains to be 
identified, we note that the timescales observed here are typical for diffusion of small 
ions or molecules in organic single crystals6,8 and suggest a diffusion-limited 
chemical reaction. The marked difference of trap formation above and below 280 K 
may be associated with a phase transition in the adsorbed monolayers of water. If due 
to “freezing”, the difference between ~280 K and the bulk freezing at 273 K may not 
be unusual. Such phenomena in mesoscopic systems are well studied.14,15 We note 
here that phase transitions of water may play a role in other organic devices as well, 
cf. [3]. 
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 With respect to the position in energy of the qFL during trap formation we 
found for the device shown in Fig. 3 that the trap state only appeared after stress at 
-60 V but not after stressing at -40 V for even longer periods of time. This indicates 
that for trap formation the qFL has to be moved past a certain level in the gap. The 
voltage necessary for this shift obviously depends on the over-all trap density in a 
given crystal. This is discussed for a specific case in [6]. Furthermore, even if the trap 
state is created it can be masked by a high “background trap density” as one might 
expect in OTFTs. 
 We have found and studied the formation of a discrete trap level in pentacene 
FETs associated with adsorbed water at the gate dielectric surface. Trap generation 
occurs when the quasi-Fermi level is moved sufficiently close to the valence band and 
apparently requires a few molecular layers of water at the interface. It is not observed 
when the gate dielectric is rendered hydrophobic by an OTS treatment. Both trap 
formation and trap relaxation are distinctly different above and below ~280 K. This 
study emphasizes the crucial role that adsorbed water may play in organic field-effect 
devices in general as they are commonly fabricated. 
 We thank K. P. Pernstich for assistance with the measurements, and S. Haas 
for help with crystal growth.  
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Figure Captions 
Fig. 1 Transfer characteristics (VDS = -10 V) for different pentacene FETs after 
negative bias stress (VGS = -60 V, 60 min). For comparison the unstressed 
characteristic of one of the devices is also shown. 
Fig. 2 (a) Transfer characteristics (VDS = -10 V) showing trap formation at 297 K for 
stress times of 0, 15, 35, 60, ~107, 160, 220, and 280 min (VGS = -60 V, 
sample B).  
 (b) Saturation value of the discrete trap density at different temperatures. Inset: 
Time evolution of Vo2 - Vo1 (corrected for the “unstressed” subthreshold 
slope) at 297 K and 268 K.  
Fig. 3 (a) Trap relaxation dynamics (0 min, ~1 min, ~6 min, ~ 11 min, and ~ 32 min, 
VDS = -10 V, sample A) after the device was stressed at VGS = -60 V for 1 h at 
297 K, and then cooled to 265 K with the stress applied.  
(b) Corresponding Vo2 - Vo1 vs. time for relaxation at 245 K (filled diamonds), 
265 K (open circles), 270 K (filled triangles), and 284 K (open squares).  
Fig. 4 Comparison between devices with a standard SiO2 and with an OTS-treated 
hydrophobic dielectric surface (VGS = -60 V for 100 min at room temperature).  
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